



The diagram illustrates a memory array architecture. On the left, a vertical block labeled 'ROW DECODER' (102) provides row select signals R1, R2, R3, ..., RN to a series of row decoder blocks (104, 106, 108, ..., 110). Each row decoder block (104) is associated with a specific row select signal (R1) and a control signal (104). The first row decoder block (104) is labeled 'SELECT 1 OF 4 TO PROG; SELECT ALL TO READ'. The row decoder blocks (106, 108, ..., 110) are connected to word lines WL5, WL6, WL7, WL8, WL9, WL10, WL11, WL12, WL13, WL14, WL15, and WL16. The word lines are grouped into sets (105, 107, 109, 111). The word lines are connected to a grid of memory cells (represented by circles) and bit lines BL1, BL2, BL3, and BL4. The bit lines are connected to sense amplifiers (123, 124, 125, 126) and a column decoder (122). The column decoder (122) provides column select signals COLSEL1 and COLSEL2 to the sense amplifiers. The sense amplifiers (123, 124, 125, 126) are connected to data lines (127, 128) and a data output buffer (129). The data output buffer (129) is labeled 'DATA OUT'.

FIG. 1



BINARY DECISION
 WITH REFERENCE

FIG. 2



TWIN CELL

FIG. 3




FIG. 4

FIG. 5




FIG. 6




FIG. 7

MULTIPLE TWIN CELL NON-VOLATILE MEMORY ARRAY AND LOGIC BLOCK
STRUCTURE AND METHOD THEREFOR

Roy E. Scheuerlein et al.

10/675,212

6/9




FIG. 8




FIG. 9




FIG. 10




FIG. 11